Abstract-Electrostatically formed nanowire (EFN)-based transistors have been suggested in the past as gas sensing devices. These transistors are multiple gate transistors in which the source to drain conduction path is determined by the bias applied to the back gate, and two junction-side gates. If a specific bias is applied to the side gates, the conduction band electrons between them are confined to a well-defined area forming a narrow channel-the EFN. By applying a nonsymmetric bias on the side gates, the lateral position of the EFN can be controlled. We propose a novel multiple state EFN transistor (MSET) that utilizes this degree of freedom for the implementation of complete multiplexer functionality in a single device. The basic device functionality was verified through simulation of MSETs with three and four well defined conduction states. The multiplexer functionality allows a very simple implementation of binary and multiple valued logic functions.
I. INTRODUCTION

E
LECTROSTATICALLY Formed Nanowires (EFN) based transistors have been recently suggested as robust sensing [1] and memory devices [2] . The EFN device is based on the silicon-on-insulator (SOI) four gate field-effect transistor (G 4 -FET) developed in 2002 [3] . The G 4 -FET combines MOSFET and junction gate field-effect transistor (JFET) principles as it consists of a top MOS gate, a bottom substrate gate and is situated between by two lateral junction gates. The four gate transistor can be naturally adapted to CMOS technology scaling and manufactured in conventional silicon-on-insulator (SOI) processes with a low cost and high volume manufacturing. In EFN devices the top gate is removed in order to allow functionalization of the top surface, for example for gas sensing as suggested in [1] and [4] . When a specific bias is applied to the side junction gates, the area around them becomes depleted and the conduction band electrons between the gates are confined to a well-defined area forming a narrow channel, the electrostatically-formed nanowire [5] . Since the EFN geometry is defined by electrostatics, its lateral position and magnitude can be easily controlled through the gates voltages [1] , [6] .
We in order to form a single transistor multiplexer. In these devices the drain (or source) is split into several isolated drains (or sources). As a result, by tuning the position of the EFN, some of the drains can be connected to the source while the others are isolated from it realizing a multiplexer functionality. The essential and novel characteristic of the MSET that distinguishes it from the prior EFN devices [1] , [5] is the split drain. As discussed in [5] , EFN chemical sensors make use of the variable EFN magnitude in order to tune the gas sensor sensitivity. However, MSETs utilize both the EFN magnitude and position which together with the split drain allow the realization of the multiplexer functionality.
The mode of operation of the proposed devices bears some similarities to the Y-branch switches (YBS) [7] . However, the YBS is based on ballistic deflection of electrons in a 2-D electron gas. Hence, it is driven by profoundly different physics and since it requires formation of a 2-D electron gas layer, is not compatible with standard CMOS technology. The multiplexer functionality allows implementation of any logical operation within its inputs and outputs range. Furthermore, since it supports multiple well defined conduction states, the MSET can perform multiple valued logic (MVL) operations as well. Since this device is based on conventional SOI concepts, it can be readily integrated into current technology. In addition, this family of transistors may prove beneficial in many analog and digital applications where simple multiplexing circuits are required.
II. DEVICE OPERATION
The basic MSET configuration closely resembles a split gate JFET with one important difference: the drain is split into several drain inputs isolated from each other by a dielectric buffer layer. Fig. 1(a) shows an illustration of a two-drain MSET device embedded in a circuit which allows definition of voltage based states. The device bulk is n type, the source and drains are n + , while the gates regions are p + doped. The light blue region between the drains is a dielectric (SiO2) buffer. When a negative bias is applied to one of the gates, the area around it becomes depleted from charge carriers. The magnitude of the depleted region is determined by the gate voltage. Since the electric field within the depleted regions reflects the majority carriers in the device bulk, the charge carriers in the bulk are confined to the non-depleted regions. As a result, the size and position of the conduction path between the source and the drains can be controlled by tuning the gates voltages. For example in device as in Fig. 1(a) , if a high negative bias is applied to gate 1 (SG 1 ) while the other 0741-3106 © 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. gate (SG 2 ) is grounded, the region between the biased gate and the dielectric buffer is will be completely depleted and the drain next to the biased gate will be isolated from the device bulk. Hence, there will be a single conduction path between the source and the drain next to the grounded gate (dark red line in Fig. 1a) . In order to obtain additional degrees of freedom a three dimensional architecture is proposed. The basic mode of operation is a two dimensional movement of the channel, where the conduction path is determined by 4 independent gates, termed here JG N , JG S , JG E and JG W . The drains are 'islands', isolated from each other and located between the gates. The source is located beneath the drains. An illustration of a three dimensional MSET with four gates and four drains is shown in Fig. 1(b) . In this case the conductance column is determined by the voltage on JG W and JG E , and the conducted row is determined by the voltages on JG N and JG S .
The advantages of the MSET is demonstrated by realizing a 2 control, 4 inputs multiplexer shown in Fig. 1(b) . Here the inputs a 0 and a 1 are binary signals that determine the voltage on JG W and JG N . Two CMOS inverters are used to transfer the complementary signal to the two opposite gates. As a result, for each combination of a 0 and a 1 there will be a single conduction path between one of the drains and the output. It should be noted that while this configuration consists of a single MSET and 4 MOSFETs, a similar none-restoring multiplexer realized in CMOS consists of 16 transistors [8] .
III. SIMULATION
The basic MSET concept is demonstrated by simulating two-drains MSET using Sentaurus TCAD. The circuit is as in Fig. 1(a) where the resistor is of 10M and the drain voltages V d,1 and V d,2 are 0.75V and 0.5V respectively. The MSET bulk doping is 10 17 cm −3 n type, the gate regions are 5·10 19 cm −3 p type doped and the source and drains are 5·10 19 cm −3 n type doped. The geometry of the simulated device is shown in Fig. 2(a) , where all the geometrical parameters are scaled evenly. A contour of the source voltage as a function of the two gate voltages is shown in Fig. 2(b) . The voltage difference between any two consecutive iso-voltage lines is 25mV. The dashed lines show the regions where the output is within 1% of the appropriate drain voltage. When V g,2 is more negative than −0.75V and V g,1 is close to 0V, the output voltage is nearly V d, 1 . Similarly, when V g,1 is below −0.75 and V g,2 is close to zero, the output voltage is close to V d,2 . Last, when both gates are lower than −1.5V, there is no conduction through the device and the output is close to 0V. Hence, three different states can be defined for this device:, S 1 where 2 and S 3 where V o = 0. Fig. 2(c) shows the drain currents as a function of the difference in gates voltages. All the simulation parameters are as in Fig. 2(b) . In each curve one of the gate voltages is varied while the other is grounded. When the gates voltages are close to zero there is conduction from both drains. As a result current flows from one gate to the other and I d,1 ≈ − I d,2 . When applying a negative bias on one of the gates, the resistance between the drains increases and both currents decrease. When further increasing bias, the drain next to the biased gate is completely isolated and the current through the other drain is determined by the resistor connected between the source and the ground. As discussed above increasing the number of drains increases significantly the device functionality. The next device simulated is a 2 gates, 3 drains MSET. The circuit is as in Fig. 1(a) where the resistor is of 1G and the drain voltages 2 and V d,3 are 0.75V, 0.5V and 0.25V respectively. The geometry of the simulated device is shown in Fig. 2(d) , all the geometrical parameters are scaled evenly. The device doping concentrations are as in the 2 drains MSET apart for the N − region which is n type doped with a concentration of 10 16 cm −3 . A contour of the source voltage as a function of the two side gates voltages is shown in Fig. 2(e) . The voltage difference between two iso-voltage lines is 25mV. The dashed lines show the regions where the output is within 1% of the appropriate drain voltage. As in the previous simulation, the different states are easily distinguished. However, in this configuration the displacement of the conduction channel must be larger in order to allow conductance from each single drain separately. As a result, the required voltages are higher than in the 2 drains simulation. Furthermore, depletion between the gates and the drains results in voltage drops between the drains and source limiting the maximum drain voltages. Hence, further optimization is required in order to have matching gates and drains voltages which allow device concatenation. Fig. 2(f) shows the drain currents as a function of the difference in gates voltages. In each curve one of the gate voltages is varied while the other is grounded. All the simulation parameters are as in Fig. 2(e) . When the gates voltages are close to zero there is conduction from all drains resulting in high leakage currents from drains 1 and 2 to drain 3. When applying a negative bias on one of the gates, the resistance between the drain next to it and the rest of the device increases and the drain current drops substantially. Since the two other drains are not isolated, there is still current flowing between them. Further increasing the bias reduces this leakage as well. However, this leakage is significant for the entire tested voltage range. For example, for V g,1 = −4V and V g,2 = 0, I d,1 is below 1pA but I d,2 ≈ −I d,3 = 78nA. Further optimization is required in order to reduce these leakage currents.
IV. DISCUSSION
The unique properties of MSETs impose some challenges on device integration. Since the device conduction state is controlled through the gates voltages, the number of gates determines the number of required control inputs. However, in standard electronics signals are conveyed in single lines. Hence, there is a need for a circuit that will translate the input, a single line signal, to the appropriate gates voltages as done with the CMOS inverters in Fig. 1(b) . We refer to this circuit as State to Gates (S2G). A second challenge is the need for more voltage levels within the chip which may increase its design complexity. This disadvantage may be compensated for by the reduced number of transistors required and fact that multiplexers allow simpler design of complex functions.
The MSET switching speed is determined by two processes: the lateral movement of the EFN and the EFN ability to pass current. While the first process is extremely fast, the small cross-section of the EFN leads to high resistivity which may impede the switching speed comparing to JFETs of similar magnitudes. A detailed analysis of the device transient performance is left to future work.
Addition of more drains allows definition of more conduction states. However, this comes at the price of higher gates voltages. Reducing the magnitude of the MSET can reduce these voltages however this will also reduce the voltage range in which the states are defined. As a result, MSETs with a high number of drains may be more sensitive to noise and errors in the gates voltages. This issue may be reduced by device optimization and use of complex doping profiles.
V. CONCLUSION
The proposed class of devices is a proof of concept aimed to demonstrate their basic functionality. Wide spread implementation of MSET based circuits in ASIC and FPGA chips will rely on the ability to fabricate them in appropriate lateral dimensions with low power consumption at sufficient frequency. As discussed above, an MSET based 4 inputs multiplexer can be realized with a single MSET and 4 MOSFET transistors, comparing to 16 MOSFETs in CMOS technology. Hence, even if a 4 gates, 4 drains MSET performs 12 times worse than a CMOS based multiplexer in terms of size and power consumption, the overall circuit performance may not be hampered. In order to fully exploit the functionality of MSET devices the number of states (drains) should be maximized. This number is limited by the fabrication process and the range of motion of the conduction channel for a specific range of gates voltages. Since the number of possible inputs of a 4 Gates MSET is the square of the number of drains, there is great motivation to increase the amount of drains to larger numbers than the those that were presented in this work. Although we have discussed the use of MSETs for implementation of logic operations, this family of transistors may prove beneficial in many analog and digital applications where simple multiplexing circuits are required.
